Abstract-The rapid development of the magnetic tunnel junction (MTJ) spin torque oscillator (STO) technology demands an analytical model to enable building MTJ STO-based circuits and systems so as to evaluate and utilize MTJ STOs in various applications. In Part I of this paper, an analytical model based on the macrospin approximation, has been introduced and verified by comparing it with the measurements of three different MTJ STOs. In Part II, the full Verilog-A implementation of the proposed model is presented. To achieve a reliable model, an approach to reproduce the phase noise generated by the MTJ STO has been proposed and successfully employed. The implemented model yields a time domain signal, which retains the characteristics of operating frequency, linewidth, oscillation amplitude and DC operating point, with respect to the magnetic field and applied DC current. The Verilog-A implementation is verified against the analytical model, providing equivalent device characteristics for the full range of biasing conditions. Furthermore, a system that includes an MTJ STO and CMOS RF circuits is simulated to validate the proposed model for system-and circuit-level designs. The simulation results demonstrate that the proposed model opens the possibility to explore STO technology in a wide range of applications.
device has been carried out [5] [6] [7] . The developed models of STT-MRAM enable estimation of the performance of STT-MRAMs together with its CMOS circuits, further accelerating the development of STT-MRAM technology.
Meanwhile, the spin torque oscillator (STO) [8] , which is another interesting spintronics-based device, has recently received a rapidly increased attention. The STO provides a widely tunable voltage oscillation at microwave frequencies, greatly extending the possible application range of spintronics. Possible applications of STOs include frequency detection [9] , [10] , magnetic field sensing [9] , [11] , microwave sources [9] , [12] , [13] and microwave communications [14] , [15] . Particularly, the magnetic tunnel junction (MTJ) STO, which provides comparatively large output power, show great potential to be used in different applications. This motivates the focus of this work on the MTJ STO. However, unlike for the case of STT-MRAM, very little progress has been achieved in modeling the STOs for circuit-and system-level design, impeding the development of STO-based applications. The only existing MTJ STO models [16] , [17] are limited by several factors. For instance, they offer a limited applicable range, inaccurate DC operating point, and utilize expressions that are not fully validated by experiments or theory. A new analytical MTJ STO model, which can overcome these issues, has been proposed in Part I [18] . To further allow being used by a circuit simulator, such as Cadence Spectre-RF, which can analyze the analog and RF performances of STO-based circuits and systems, the analytical MTJ STO model should be implemented in a hardware description language. Verilog-A is a hardware description language, which uses mathematical expressions to model the behaviors of arbitrary types of devices and components, while allowing device-, circuit-and systemlevel design and analyses. Therefore, Verilog-A is suitable and will be used for modeling MTJ STOs. In the existing MTJ STO models [16] , [17] , however, the information of full Verilog-A implementation is absent. In the STO Verilog-A model [19] , which has been proposed by the same research group as [16] , [17] and has not been validated by MTJ STOs, it is not possible to change the bias magnetic field in the Verilog-A model since the calcuation of the effective magnetic field is not included. Instead, the effective magnetic field is calculated in advance in Matlab and manually imported to circuit simulation platforms by the user for every change of field bias condition. Therefore, this model does not allow tuning the applied field in the circuit simulator, and it can not be considered to be fully implemented in Verilog-A, which brings difficulties in designing or optimizing the dedicated circuits for STOs. Besides, to generate the frequency or phase fluctuation of the STO, the model in [19] employs an approach that can cause signal discontinuity. As a result, this existing STO Verilog-A model is not ready to be used.
Here, in Part II, we present a full Verilog-A implemention of the anlytical MTJ STO model proposed in Part I [18] . This MTJ STO Verilog-A model uses a new approach to reproduce the phase fluctuation of the MTJ STO and avoid convergence issues, enabling a reliable MTJ STO model. Moreover, efficient simulations of both the standalone MTJ STO model and the MTJ STO model combined with CMOS circuits, are demonstrated.
II. Comprehensive and Compact MTJ STO
Model in Verilog-A As detailed in Part I [18] , the characteristics of an MTJ STO include the DC operating point, operating frequency ω g , output peak power P (ω), and linewidth 2∆ω (the full width at half-maximum). These characteristics vary greatly as the biasing condition changes. The biasing condition for the MTJ STO is typically composed of the amplitude H ext and the in-plane angle φ ext of the external magnetic field, as well as the applied DC current I DC .
The complete Verilog-A code of the comprehensive and compact MTJ STO model is available from [20] .
A. Computational efficiency of the comprehensive model
To fully implement the MTJ STO model in Verilog-A, solving Eq.(4a, 4b) in [18] for the angle and magnitude of the effective field is realized solely by using Verilog-A. The effective field angle (see Eq.(4a) in [18] ) is solved numerically using the fixed-point iteration method, based on which the effective field magnitude can be simply obtained using Eq.(4b) in [18] . The equation solver, as well as the the large amount of calculations involved in obtaining the nonlinear coefficients and characteristics of the MTJ STO, make the transient simulation time-consuming. For most of the analyses, none of the parameters in the effective field change for a single run, so that all the heavy calculations can be executed in the initial step event in order to improve the efficiency of the simulation. The initial step event is pre-defined in Verilog-A and called on the first point of a simulation. Therefore, in these cases, all the coefficients, parameters and characteristics are computed only once in the entire simulation. For some analyses where timedependent fields and current are required, such as field or current modulation and injection of MTJ STOs, the calculations can be simply moved from initial step into the analog statement. In these cases, all the coefficients, parameters and characteristics are computed for each time step of the simulation.
B. Accurate phase generation
In order to generate the time domain signal, which includes all the characteristics of the MTJ STOs, the output of the model should comprise of both RF and DC terms, implemented in Verilog-A as
where V DC is the DC voltage across the MTJ STO and is a function of the effective field angle, as detailed in [18] , and V RF can be derived based on Eq.(2) and Eq. (11) in [18] , written in Verilog-A as
where R prec is the amplitude of the resistance oscillation, whose value depends on the biasing condition. The $abstime function returns the absolute simulation time. Since MTJ STOs have considerable phase noise amplitude, ϕ(t) is used to represent the phase fluctuation (phase noise), reflecting the linewidth of the proposed model. For the timescales of circuit-level simulations (generally on the order of µs), white frequency noise extending over fluctuation frequencies wider than 1 MHz -100 MHz [21] will be the noise type dominating the linewidth. Hence, for this application, it is natural and adequate to approximate the frequency noise by white frequency noise alone.
The Verilog-A implementation [19] used in the existing STO model, which implements a discontinuous ϕ(t), updated every couple of nanoseconds, yields large phase changes due to the considerable phase noise of the stateof-the-art MTJ STO technology. The large phase change introduces significant signal discontinuity, which does not accurately represent the signal generated by the MTJ STO. Moreover, this large phase change may cause convergence issues during simulations.
The solution for achieving an accurate and reliable MTJ STO model is to instead implement a ϕ(t), which bears a continuous, linear phase change in between the fixed points of randomized phase fluctuation. The flow chart of the divergence-free implementation of ϕ(t) is illustrated in Fig. 1 . The first step is to create a vector ∆f [ ], which gives the random frequency fluctuation as a function of the linewidth (assumed that the frequency noise is white, i.e. that the linewidth has a Lorentzian lineshape), changing every ∆t. ∆t is the virtual time step, which reflects how offen the frequency fluctuation happens and can be defined by the user. Moreover, the user-set ∆t is necessary in order to implement the Verilog-A model, because the circuit simulator provides an adaptive time step determined by the local truncation error (LTE) [22] so that the real simulation time step cannot be fully controlled by the user nor the programmer. Hence, the real simulation time step cannot be used to update the frequency fluctuations. To obtain the correct linewidth, the dataset of ∆f [ ] follows a normal distribution with a mean of 0 and a standard
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Step 3 deviation of 2∆ω ∆t , resulting in a phase variance that is growing linearly with time in a rate consistent with the specific level of white frequency noise for the specific linewidth 2∆ω [23] . The virtual time step ∆t is related to the upper cut-off frequency for white noise in the frequency noise spectrum, and should be set to a value smaller than one order of magnitude lower than the inverse cut-off frequency in order to produce white frequency noise all the way up to the cut-off. For cut-off frequencies of 100 MHz or 1 GHz, this means that the virtual time step ∆t should be set to lower than 1 ns or 100 ps respectively. Failing to set a short enough ∆t will result in a too narrow white band in the frequency noise spectrum, resulting in a decreased spectral linewidth. In this work, ∆t = 100 ps is employed. The length of ∆f [ ] is the ratio between the simulation time t sim and the virtual time step ∆t.
The second step in implementing ϕ(t) is to create another vector Σ∆ϕ[ ], which is used to store the phase deviation accumulated from the reference time (t=0) to each virtual time step. The relationship between ∆f [ ] and Σ∆ϕ[ ] is illustrated in Fig. 2 . In the first period between t=0 and the first virtual time step (t=1), Σ∆ϕ[j = 0] is 0. During the period between t=j and t=j+1 (j>0), the total accumulated phase deviation caused by the frequency fluctuation(s) in the past period(s) (from ∆f [0] to ∆f [j − 1]) is stored in Σ∆ϕ [j] . A large ∆f [j] leads to a large phase deviation that will be fully presented at the next time step (t=j+1). The first two steps in implementing ϕ(t) are conducted in the initial step event, so that the two vectors are generated only once during the simulation.
The third step, as shown in Fig. 1 , is to generate the required ϕ(t). ϕ(t) at an arbitrary time, can be expressed as the sum of the accumulated phase deviation Σ∆ϕ [k] up to the last virtual time step, and the phase deviation produced from the last virtual time step to the absolute time. The parameter k is employed to count the past number of virtual time steps, and it is updated every ∆t by using the timer function in Verilog-A. It should be noted that the initial value of k is set to -1 since the timer function is called at the beginning of each time period. The absolute time is fetched by calling the $abstime function. The relationship between ϕ(t), ∆f [k] and Σ∆ϕ[k] is presented in Fig. 2 . Specifically, the slope of ϕ(t) is the instantaneous frequency deviation ∆f [k] , so that the phase deviation generated from the last virtual time step to the absolute time is (($abstime
III. Simulation Results
Transient simulations of the aforementioned analytical model implemented in Verilog-A, are carried out using the Cadence SpectreRF circuit simulator.
A. Simulation results of the MTJ STO model
To validate the proposed ϕ(t) function for generating the frequency fluctuation of the MTJ STO, transient simulations of the stand-alone (unloaded) MTJ STO model using the parameters from different MTJ STOs [24] [25] [26] are performed. The time domain signals of the transient simulation using the parameters from [24] and I DC = 1.5 mA, while sweeping φ ext , are depicted in Fig. 3 as an example. They are compared with the measured time domain signal from [27] , since time domain measurements are not included in [24] [25] [26] . The general nature of these simulated time domain signals agree with the measured one. Especially, the phase fluctuation generated by the proposed ϕ(t) function, has continuous changes and is very similar to that of the measured time domain signal [27] . Aside from the discrepancies between the modeled (theoretical) and measured linewidth, this comparison demonstrates that the proposed MTJ STO model can reproduce the phase fluctuation generated by MTJ STOs, so as to achieve a reliable MTJ STO model.
The time domain signals in Fig. 3 . are further analyzed to validate that the model implemented in Verilog-A is equivalent to the analytical model given in [18] . For different φ ext , the time domain signals shown in Fig. 3 o . The estimation of output power and linewidth based on Fig. 3 are in agreement with the analytical results given in Fig. 3(a) and Fig. 4(a) of [18] respectively. As it can also be seen in Fig. 3 , the phase noise at large in-plane external field angles degrades significantly, which is in accord with the theoretical linewidth in Fig. 4(a) of [18] . In such cases, where the phase noise is considerable, the simulation does not suffer from any signal discontinuity or convergence issues, thanks to the proposed method used to generate the phase noise. Additionally, noticed from Fig. 3 , the DC voltage across the MTJ STO increases as a function of φ ext , which is in agreement with Eq.(5) in [18] .
To quantify the characteristics of the MTJ STO Verilog-A model as a function of φ ext , the time domain signals obtained from the transient simulations (1 µs) are converted (in Cadence) to the frequency domain using FFT so as to obtain PSDs of the signals, which are depicted in Fig. 4(a) . To perform the FFT, a Hamming window of the full waveform length 1 µs (16384 samples) is employed. This results in a resolution bandwidth of (1 µs) −1 = 1 MHz. Fig. 4(a) shows the PSDs, which contain the information of the operating frequency and linewidth of the MTJ STO's signals as a function of φ ext . The rise in φ ext first drops and then increases the operating frequency, which agrees with the measured ω g given in Fig. 2(a) of [18] . For different φ ext , the operating frequency and linewidth of the proposed MTJ STO model implemented in Verilog-A are in accordance with the one obtained from the theoretical analysis, as given in Fig. 2(a) and Fig. 4(a) of [18] . Particularly, as it can be noticed from Fig. 4(a) , the linewidth at φ ext = 55 o , is much narrower than that at φ ext = 40 o , indicating less random frequency fluctuations and confirming the estimation based on Fig. 3 . Moreover, as it can be observed from Fig. 4(a) , the signal with comparatively large output power can be found between 40 o and 55 o , which is also in agreement with the analytical and measured results in Fig. 3(a) of [18] .
The dependence of I DC on the characteristics of the MTJ STO is also examined by performing transient simulations of the proposed Verilog-A model with different I DC . The PSDs of the transient simulation results as a function of I DC at φ ext = 45 o is depicted in Fig. 4(b) . The rise in I DC causes a decline in the operating frequency and an increase in the output power, which matches the theoretical results and experiments.
Effort has been made in this work to achieve the com- 
B. Hybrid simulation of the MTJ STO model with CMOS circuits
Hybrid simulation of the MTJ STO model with CMOS circuits is of great importance since it provides validation of the proposed model at system-and circuitlevel throughout its range of operation. Furthermore, it can fully cross-verify the model and the designed CMOS circuits. To perform the hybrid simulation, a system including the proposed MTJ STO model as well as CMOS circuits is considered. In this system, the MTJ STO model employs the parameters from [25] since this MTJ STO has a resistance close to 50 Ω, which eases analyses. Firstly, proper biasing circuits for driving the MTJ STO are investigated and analyzed. For instance, the current mirror, which has been employed in [16] , [17] to provide the current biasing for the MTJ STO, is simulated with the proposed MTJ STO model and examined. The simulation results, however, suggest that using the current mirror to bias the MTJ STO is not suitable. The reason is that the resistance (biasing voltage) of the MTJ STO changes when φ ext is varied, as illustrated in Fig. 3 . Therefore, different resistances at different φ ext make it impossible for the current mirror to accurately copy the current from a current source to the MTJ STO under all circumstances. Thereafter, a traditional RC bias-T, as shown in Fig. 5 , is simulated with the proposed MTJ STO model. According to the simulation results, this RC bias-T can more successfully be utilized by MTJ STOs since the performance of the bias-T is not influenced by the variable resistance (biasing voltage) of MTJ STO. Consequently, the RC bias-T is used in this work to build the system. The selection of the biasing circuits for the MTJ STO demonstrates that the proposed MTJ STO model is very useful for the device and circuit community to identify the suitable circuit topologies and to design dedicated circuits for MTJ STOs, owing to the complete implementation of the proposed model in Verilog-A. To complete a system, which provides low-noise amplification to MTJ STO signals and can be used in either applications or measurements, a wideband Balun-LNA [28] is employed. An output buffer and an AC coupling capacitor are added to present a system (Fig. 5 ) that is able to drive 50 Ω load. The buffered wideband Balun-LNA is fully-ESD protected, and it is implemented in CMOS 65 nm process with a 1.2 V power supply.
Before performing the transient simulation of the system, the unloaded MTJ STO is simulated at I DC = 3 mA and φ ext = 40 o , where a comparatively high voltage generated by the MTJ STO can be obtained. This voltage will be used as the reference voltage to compare with the voltage signals obtained from the MTJ STO together with the Balun-LNA. The transient simulation of the system is then conducted at the same biasing condition. The obtained time domain signals, including the voltage generated by the unloaded MTJ STO, the voltage that can be delivered from the MTJ STO to the Balun-LNA, and the amplified voltage at the differential output of the Balun-LNA, are plotted in Fig. 6 . The output signals of the MTJ STO before and after being connected by the Balun-LNA show that the DC voltage is sustained due to employed bias-T, and the DC resistance (R DC ) is close to 50 Ω. In addition, approximately 2/3 of the AC voltage generated by the MTJ STO is delivered to the Balun-LNA, which is due to the fact that an AC voltage divider is formed between R DC and the input impedance of the Balun-LNA (Z in ). To quantify the power delivery and amplification so as to evaluate the hybrid simulation, PSDs of these signals are plotted in Fig. 7 . Figure 7 shows that the power delivered from the MTJ STO to the Balun-LNA is about -3 dB less than the power generated by the unloaded MTJ STO. Based on this -3 dB loss (Z in /(Z in + R DC ) = 10 −3 20 ), it can be calculated that the return loss S11=(Z in −R DC )/(Z in +R DC ) at the operating frequency of the MTJ STO (under the applied biasing condition) is -7.5 dB. Since R DC is close to 50 Ω, the calculated S11 should be similar to the S11 of the Balun-LNA that is characterized with a 50 Ω termination. The S11 of the Balun-LNA reported in [28] is about -8 dB, which verifies the S11 calculated based on the hybrid simulation. As it can be also approximated from Fig. 7 , the difference between the simulated PSD signals at the input and output of the Balun-LNA is approximately 19 dB, which corresponds to the gain of the Balun-LNA reported in [28] . In summary, the behavior of the proposed MTJ STO model has been validated at circuit-and systemlevel. The evaluated hybrid simulation demonstrates that the performance of an MTJ STO-based system can be easily, reliably and accurately predicted by the circuit simulator using the proposed MTJ STO Verilog-A model.
IV. Conclusion
The analytical model of the MTJ STO proposed in Part I of this paper has been fully implemented in Verilog-A, enabling its direct use in STO-based systems. During the implementation, an approach to replicate the phase noise, hence the generated signal of the MTJ STOs, has been developed. This approach makes a reliable MTJ STO model possible, and allows different performance analyses so as to extensively explore possible applications. The simulation results of the stand-alone MTJ STO model and the MTJ STO-based system show that the implemented model gives identical characteristics as those obtained from the proposed analytical model. Additionally, the results demonstrate that the proposed MTJ STO model is useful for estimating as well as improving overall performance of the MTJ STO-based circuits and systems. Consequently, the proposed MTJ STO has the potential to accelerate the development of MTJ STO technology towards its future applications.
